123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207 |
- v 20130925 2
- C 48200 43100 1 270 1 resistor-1.sym
- {
- T 48600 43400 5 10 0 0 90 2 1
- device=RESISTOR
- T 48200 43100 5 10 0 1 0 6 1
- footprint=0805
- T 48100 43200 5 10 0 1 180 2 1
- refdes=R110
- T 48100 43500 5 10 1 1 0 6 1
- value=100k
- }
- N 46300 45000 46300 49000 4
- N 43500 45000 43500 48500 4
- N 44300 47200 48300 47200 4
- N 44300 46200 48300 46200 4
- N 44300 45200 48300 45200 4
- N 44300 44200 50000 44200 4
- {
- T 50100 44300 5 10 1 1 0 0 1
- value=A/D input
- }
- N 48300 44200 48300 44000 4
- N 44900 45000 44900 48500 4
- N 48300 43100 48300 42800 4
- C 49100 42900 1 90 0 capacitor-1.sym
- {
- T 48400 43100 5 10 0 0 90 0 1
- device=CAPACITOR
- T 48200 43100 5 10 0 0 90 0 1
- symversion=0.1
- T 49100 42900 5 10 0 1 0 0 1
- footprint=0805
- T 49000 43500 5 10 1 1 0 0 1
- value=1n
- }
- C 46100 49000 1 0 0 3.3V-plus-1.sym
- B 46800 48400 1200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
- N 48900 43800 48900 44200 4
- T 47100 48500 9 10 1 0 0 0 1
- buttons
- N 48900 42900 48300 42900 4
- C 48400 46200 1 90 0 resistor-1.sym
- {
- T 48000 46500 5 10 0 0 90 0 1
- device=RESISTOR
- T 48100 46400 5 10 1 1 90 0 1
- refdes=10k
- }
- C 48400 45200 1 90 0 resistor-1.sym
- {
- T 48000 45500 5 10 0 0 90 0 1
- device=RESISTOR
- T 48100 45500 5 10 1 1 90 0 1
- refdes=10k
- }
- C 48400 44200 1 90 0 resistor-1.sym
- {
- T 48000 44500 5 10 0 0 90 0 1
- device=RESISTOR
- T 48100 44400 5 10 1 1 90 0 1
- refdes=10k
- }
- C 43800 48400 1 0 0 resistor-1.sym
- {
- T 44100 48800 5 10 0 0 0 0 1
- device=RESISTOR
- T 44100 48700 5 10 1 1 0 0 1
- refdes=3k3
- }
- C 45100 48400 1 0 0 resistor-1.sym
- {
- T 45400 48800 5 10 0 0 0 0 1
- device=RESISTOR
- T 45300 48700 5 10 1 1 0 0 1
- refdes=3k3
- }
- N 45100 48500 44700 48500 4
- N 46000 48500 46300 48500 4
- N 43500 48500 43800 48500 4
- C 48200 42500 1 0 0 gnd-2.sym
- T 41700 44700 9 24 1 0 0 0 7
- 1 2 3
- 4 5 6
- 7 8 9
- * 0 #
- C 43300 48000 1 270 0 switch-diag.sym
- {
- T 43700 47900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 43300 47700 5 10 0 1 270 0 1
- clock=clk
- T 43900 47800 5 10 1 1 0 0 1
- refdes=S1
- }
- C 44700 48000 1 270 0 switch-diag.sym
- {
- T 45100 47900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 44700 47700 5 10 0 1 270 0 1
- clock=clk
- T 45300 47800 5 10 1 1 0 0 1
- netname=S2
- }
- C 46100 48000 1 270 0 switch-diag.sym
- {
- T 46500 47900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 46100 47700 5 10 0 1 270 0 1
- clock=clk
- T 46700 47800 5 10 1 1 0 0 1
- netname=S3
- }
- C 43300 47000 1 270 0 switch-diag.sym
- {
- T 43700 46900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 43300 46700 5 10 0 1 270 0 1
- clock=clk
- T 43900 46800 5 10 1 1 0 0 1
- refdes=S4
- }
- C 44700 47000 1 270 0 switch-diag.sym
- {
- T 45100 46900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 44700 46700 5 10 0 1 270 0 1
- clock=clk
- T 45300 46800 5 10 1 1 0 0 1
- netname=S5
- }
- C 46100 47000 1 270 0 switch-diag.sym
- {
- T 46500 46900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 46100 46700 5 10 0 1 270 0 1
- clock=clk
- T 46700 46800 5 10 1 1 0 0 1
- netname=S6
- }
- C 43300 46000 1 270 0 switch-diag.sym
- {
- T 43700 45900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 43300 45700 5 10 0 1 270 0 1
- clock=clk
- T 43900 45800 5 10 1 1 0 0 1
- refdes=S7
- }
- C 44700 46000 1 270 0 switch-diag.sym
- {
- T 45100 45900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 44700 45700 5 10 0 1 270 0 1
- clock=clk
- T 45300 45800 5 10 1 1 0 0 1
- netname=S8
- }
- C 46100 46000 1 270 0 switch-diag.sym
- {
- T 46500 45900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 46100 45700 5 10 0 1 270 0 1
- clock=clk
- T 46700 45800 5 10 1 1 0 0 1
- netname=S9
- }
- C 43300 45000 1 270 0 switch-diag.sym
- {
- T 43700 44900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 43300 44700 5 10 0 1 270 0 1
- clock=clk
- T 43900 44800 5 10 1 1 0 0 1
- refdes=S*
- }
- C 44700 45000 1 270 0 switch-diag.sym
- {
- T 45100 44900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 44700 44700 5 10 0 1 270 0 1
- clock=clk
- T 45300 44800 5 10 1 1 0 0 1
- netname=S0
- }
- C 46100 45000 1 270 0 switch-diag.sym
- {
- T 46500 44900 5 10 0 0 270 0 1
- device=SWITCAP-switch
- T 46100 44700 5 10 0 1 270 0 1
- clock=clk
- T 46700 44800 5 10 1 1 0 0 1
- netname=S#
- }
- N 48300 45200 48300 45100 4
- N 48300 46200 48300 46100 4
- N 48300 47100 48300 47200 4
- L 51200 48500 50000 48500 3 0 0 0 -1 -1
- L 50000 48500 50000 42700 3 0 0 0 -1 -1
- L 50000 42700 51200 42700 3 0 0 0 -1 -1
- T 50500 45700 9 10 1 0 0 0 1
- uP
- L 49900 44300 50000 44200 3 0 0 0 -1 -1
- L 50000 44200 49900 44100 3 0 0 0 -1 -1
|