3x4_4pin.sch 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
  1. v 20130925 2
  2. N 46300 41900 46300 48000 4
  3. N 43500 43700 43500 48000 4
  4. N 44300 47200 48300 47200 4
  5. N 44300 46200 50000 46200 4
  6. N 44300 45200 50000 45200 4
  7. N 44300 44200 49100 44200 4
  8. N 44900 43000 44900 48000 4
  9. B 46800 48400 1200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  10. T 47100 48500 9 10 1 0 0 0 1
  11. buttons
  12. T 41700 44700 9 24 1 0 0 0 7
  13. 1 2 3
  14. 4 5 6
  15. 7 8 9
  16. * 0 #
  17. C 43300 48000 1 270 0 switch-diag.sym
  18. {
  19. T 43700 47900 5 10 0 0 270 0 1
  20. device=SWITCAP-switch
  21. T 43300 47700 5 10 0 1 270 0 1
  22. clock=clk
  23. T 43900 47800 5 10 1 1 0 0 1
  24. refdes=S1
  25. }
  26. C 44700 48000 1 270 0 switch-diag.sym
  27. {
  28. T 45100 47900 5 10 0 0 270 0 1
  29. device=SWITCAP-switch
  30. T 44700 47700 5 10 0 1 270 0 1
  31. clock=clk
  32. T 45300 47800 5 10 1 1 0 0 1
  33. netname=S2
  34. }
  35. C 46100 48000 1 270 0 switch-diag.sym
  36. {
  37. T 46500 47900 5 10 0 0 270 0 1
  38. device=SWITCAP-switch
  39. T 46100 47700 5 10 0 1 270 0 1
  40. clock=clk
  41. T 46700 47800 5 10 1 1 0 0 1
  42. netname=S3
  43. }
  44. C 43300 47000 1 270 0 switch-diag.sym
  45. {
  46. T 43700 46900 5 10 0 0 270 0 1
  47. device=SWITCAP-switch
  48. T 43300 46700 5 10 0 1 270 0 1
  49. clock=clk
  50. T 43900 46800 5 10 1 1 0 0 1
  51. refdes=S4
  52. }
  53. C 44700 47000 1 270 0 switch-diag.sym
  54. {
  55. T 45100 46900 5 10 0 0 270 0 1
  56. device=SWITCAP-switch
  57. T 44700 46700 5 10 0 1 270 0 1
  58. clock=clk
  59. T 45300 46800 5 10 1 1 0 0 1
  60. netname=S5
  61. }
  62. C 46100 47000 1 270 0 switch-diag.sym
  63. {
  64. T 46500 46900 5 10 0 0 270 0 1
  65. device=SWITCAP-switch
  66. T 46100 46700 5 10 0 1 270 0 1
  67. clock=clk
  68. T 46700 46800 5 10 1 1 0 0 1
  69. netname=S6
  70. }
  71. C 43300 46000 1 270 0 switch-diag.sym
  72. {
  73. T 43700 45900 5 10 0 0 270 0 1
  74. device=SWITCAP-switch
  75. T 43300 45700 5 10 0 1 270 0 1
  76. clock=clk
  77. T 43900 45800 5 10 1 1 0 0 1
  78. refdes=S7
  79. }
  80. C 44700 46000 1 270 0 switch-diag.sym
  81. {
  82. T 45100 45900 5 10 0 0 270 0 1
  83. device=SWITCAP-switch
  84. T 44700 45700 5 10 0 1 270 0 1
  85. clock=clk
  86. T 45300 45800 5 10 1 1 0 0 1
  87. netname=S8
  88. }
  89. C 46100 46000 1 270 0 switch-diag.sym
  90. {
  91. T 46500 45900 5 10 0 0 270 0 1
  92. device=SWITCAP-switch
  93. T 46100 45700 5 10 0 1 270 0 1
  94. clock=clk
  95. T 46700 45800 5 10 1 1 0 0 1
  96. netname=S9
  97. }
  98. C 43300 45000 1 270 0 switch-diag.sym
  99. {
  100. T 43700 44900 5 10 0 0 270 0 1
  101. device=SWITCAP-switch
  102. T 43300 44700 5 10 0 1 270 0 1
  103. clock=clk
  104. T 43900 44800 5 10 1 1 0 0 1
  105. refdes=S*
  106. }
  107. C 44700 45000 1 270 0 switch-diag.sym
  108. {
  109. T 45100 44900 5 10 0 0 270 0 1
  110. device=SWITCAP-switch
  111. T 44700 44700 5 10 0 1 270 0 1
  112. clock=clk
  113. T 45300 44800 5 10 1 1 0 0 1
  114. netname=S0
  115. }
  116. C 46100 45000 1 270 0 switch-diag.sym
  117. {
  118. T 46500 44900 5 10 0 0 270 0 1
  119. device=SWITCAP-switch
  120. T 46100 44700 5 10 0 1 270 0 1
  121. clock=clk
  122. T 46700 44800 5 10 1 1 0 0 1
  123. netname=S#
  124. }
  125. L 51200 48000 50000 48000 3 0 0 0 -1 -1
  126. L 50000 48000 50000 42200 3 0 0 0 -1 -1
  127. L 50000 42200 51200 42200 3 0 0 0 -1 -1
  128. L 49900 43100 50000 43000 3 0 0 0 -1 -1
  129. L 50000 43000 49900 42900 3 0 0 0 -1 -1
  130. T 50200 42700 9 10 1 0 0 0 22
  131. uP
  132. D0_out
  133. D1_out
  134. D3_in
  135. D4_in
  136. N 43500 43700 50000 43700 4
  137. N 50000 43000 50000 43100 4
  138. N 44900 43000 50000 43000 4
  139. N 46300 41900 48300 41900 4
  140. C 48600 44200 1 90 0 diode-1.sym
  141. {
  142. T 48000 44600 5 10 0 0 90 0 1
  143. device=DIODE
  144. }
  145. C 49300 44200 1 90 0 diode-1.sym
  146. {
  147. T 48700 44600 5 10 0 0 90 0 1
  148. device=DIODE
  149. }
  150. C 47400 42800 1 270 0 diode-1.sym
  151. {
  152. T 48000 42400 5 10 0 0 270 0 1
  153. device=DIODE
  154. }
  155. C 48100 42800 1 270 0 diode-1.sym
  156. {
  157. T 48700 42400 5 10 0 0 270 0 1
  158. device=DIODE
  159. }
  160. N 48300 42800 48300 43700 4
  161. N 47600 43000 47600 42800 4
  162. N 48400 45200 48400 45100 4
  163. N 49100 45100 49100 46200 4
  164. L 49900 43800 50000 43700 3 0 0 0 -1 -1
  165. L 50000 43700 49900 43600 3 0 0 0 -1 -1
  166. L 50100 45100 50000 45200 3 0 0 0 -1 -1
  167. L 50000 45200 50100 45300 3 0 0 0 -1 -1
  168. L 50100 46100 50000 46200 3 0 0 0 -1 -1
  169. L 50000 46200 50100 46300 3 0 0 0 -1 -1
  170. B 43100 43900 4400 4400 12 1 0 2 100 75 0 -1 -1 -1 -1 -1
  171. L 41800 43500 41800 42200 3 0 0 2 50 10
  172. C 48100 46900 1 0 0 ground.sym